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Abstract—Recently proposed meshed HVDC networks include
both converters and DC circuit breakers, however the fault
currents experienced and therefore the capacity requirement of
circuit breakers are dependent on the topology of converters
used on the network. This paper analyses the difference in fault
currents seen in various network configurations utilising fault
feeding and fault blocking converters. Results are presented
showing the reduced fault currents seen in the regions of the
DC network where fault current limiting converters have been
implemented, which has a direct impact on the topology, current
rating and and therefore size and cost of the circuit breaker.
Index Terms—HVDC transmission, Circuit breakers, Fault
protection, AC-DC power converters.
I. INTRODUCTION
Multi-terminal HVDC (MTDC) networks are increasingly
likely to be essential to future energy networks, providing
efficient bulk transfer of renewable energy across continents
whilst providing reliability through redundancy. A key techni-
cal hurdle is the DC fault challenge; faults on the DC network
propagate quickly, drawing large currents that must be rapidly
isolated to protect sensitive converter stations and to allow
power transfer to resume. This paper analyses the impact
of converter topology on fault currents observed on MTDC
networks, and therefore the Circuit Breaker (CB) capacity
requirement for line fault protection.
Several topologies of converter have been proposed for
implementation on future HVDC networks, however when
regarding analysis of a DC fault there is a clear divide
with regards to fault response. Many converter topologies are
sensitive to a DC side low impedance fault (providing an
uncontrolled fault current from the AC side of the converter
to the DC side), however some converter topologies are fault
current blocking (with the ability to block and/or limit the
current into a fault). Whilst the Modular Multi-level Converter
(MMC) can be constructed from either half-bridge or full-
bridge cells, the increased losses of the full-bridge MMC
mean it seems likely that only the half-bridge version will
ever draw investment, excluding special cases. The half bridge
MMC, shown in Fig 1(a), is unable to fully control the
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(a) Modular multilevel converter (b) Alternate arm converter
Fig. 1: HVDC converter topologies
current into a fault once the DC voltage falls below the AC
voltage peak. Conversely, the Alternate Arm Converter (AAC),
shown in Fig 1(b), is a hybrid MMC-style topology, consisting
of full bridge capacitor cells in series with semiconductor
switches operating such that each arm is nominally only in
conduction for half the fundamental AC cycle [1]. Given the
implementation of full bridge cells, the AAC is capable of
fully controlling the current from the AC to the DC side in
the event of a DC side low impedance fault.
There are several fast DC CB topologies that have been
proposed and are presently under test which are expected
clear a fault in the region of 5 ms [2]–[4]. There is also the
more established resonant style CB, expected to be capable
of clearing a fault in approximately 20 ms. It is expected that
the hybrid style CB will be significantly more complex with
a higher volume and mass than the resonant style CB. Many
proposed protection schemes suggest implementing a hybrid
CB at each end of each transmission line or cable on the
DC network. The options for reducing the requirement on the
CB by implementing fault current limiting converters on at
least one of the network nodes is discussed in the following
sections.
AB
C
AB
BA
BC
CB
AC
CA
Converter
A
IAC
IAB
Fig. 2: Three terminal symmetric network where single line
diagram represents bipolar breaker and cable arrangement
(200 km per line)
II. MODELLING METHODOLOGY
Observed fault currents are dependant on the converter,
cable and fault parameters. Models have been developed to
simulate a 525 kV HVDC network, with each converter
rated at a nominal 2.4 GW, values that have been chosen
to represent the highest power cable based meshed network
that might feasably be constructed given the present state of
technology. Full switching converter models and wideband
frequency dependant lines have been implemented in order to
accurately represent each element of the model, as described
below. Fault tests are conducted using a 0.5 
 fault impedance
from pole to pole. A 100 mH fault current limiting inductance
has been implemented at each end of each line, in common
with breaker specification [5] and many published protection
schemes, e.g. [6], [7].
A. Converter Models
According to the relevant design constraints and optimi-
sations [8], [9], MMCs with half bridge capacitor cells and
AACs with full bridge capacitor cells have been modelled,
where the cell capacitors and inductors have also been sized
accordingly. Coverter parameters are detailed in Table I. The
AAC has additional series director switches, modelled as a
chain of IGBTs. Each converter has been modelled using
SimPowerSystems and the Opal RT Artemis blockset within
Matlab/Simulink.
B. Cable Model
Cable dimensions have been evaluated for the highest power
cable commercially avaliable at the time of writing, a 525 kV
extruded DC cable with a 3000 mm2 stranded copper con-
ductor capable of transmiting 2.6 GW through one pair of
TABLE I: Converter Parameters
MMC AAC
SBASE 2.4 GW 2.4 GW
VDC 525 kV 525 kV
VAC 643 kV 816 kV
IDC 2260 A 2260 A
NCELL 75 64
TABLE II: Three terminal network configurations
Case Converter A Converter B Converter C
1 MMC MMC MMC
2 MMC MMC AAC
3 MMC AAC AAC
4 AAC AAC AAC
cables [10]. Based upon the published manufaturer data the
extruded insulator layer has been estimated to have a radial
thickness of 25.0 mm [11]. Aside from the conductor and
insulation layer the construction of the cable is highly similar
to a lower voltage extruded HVDC cable, and as such all
other layers of the cable have been modelled using parameters
originally derived for 300 kV extruded DC cable, as presented
in [12]. In the absence of detailed parameters from the cable
manufacturer this is an appropriate approximation for con-
ducting system level studies. The shield is earthed through a
10 
 resistance at each termination, and the armour is directly
connected to ground.
The cable is modelled in EMTP-RV as a wideband (fre-
quency dependant phase model) line, the most advanced line
model that is commercially available [12]–[14]. The model is
then imported into Matlab/Simulink by using the frequency
dependant wideband line included in the Opal RT ARTEMiS
Simulink blockset. This modelling method has been validated
using industry standard software PSCAD and EMTP-RV.
III. ANALYSIS OF DC-SIDE LOW IMPEDANCE FAULTS
In the scope of this paper only pole to pole faults are con-
sidered, as these may produce the most challenging conditions
from the circuit breaker prespective when purely considering
the peak current. The choice between Overhead Lines (OHL)
and cables is vital in order to determine the impact of transients
on the DC network; in particular with regards to faults the
wave speed has a key influence on the fault current observed.
Due to social and enviromental pressures, future transmission
networks are expected to consist mostly of sub-terrainian and
sub-sea cables, therefore within the scope of this paper only
cables have been considered.
A. MMC Fault Response
Under a DC low impedance fault the half bridge MMC
contributes an uncontrolled current through the diode path
indicated in red in Fig 1(i). In order to protect the lower
anti-parallel diode within each capacitor cell from overcurrent
damage, each capacitor cell contains a thyristor bypass so that
in the event of an overcurrent the cell can be bypassed. The
bypass thyristor has a far greater peak current capacity, and
the majority of the fault current is commutated given the lower
on-state impedance.
In the absence of a suitable DC CB, the only means to
isolate the fault current is via the AC CB, which might
be expected to be capable of disconnecting the converter
from the AC grid in several fundamental cycles. The fault
current consists of the initial capacitor discharge, followed
by the fault current fed by the converter, in addition to the
current contributed from cable capacitance and distant sources.
The converter control system detects the fault and orders the
opening of the AC CB, which occurs on a phase by phase basis
at the next zero crossing after a breaker operating delay. It is
desirable to isolate a fault from the DC side of the converter,
given that if the AC CBs are opened the the converter station
will take an extended period of time to re-synchronise with
the AC grid and resume power transfer. In order to determine
breaker requirements, AC side protection has been disabled in
order to determine maximum CB capacity requirements such
that the network can be protected by DC CBs.
B. AAC Fault Response
Given that each arm of the AAC only conducts for approx-
imately half a fundamental AC cycle the number of capacitor
cells required is able to be reduced, allowing the AAC to
compare well to the losses of the MMC whilst providing
control benefits, including the capability to control the current
into a DC fault. Given this capability, there are benefits when
considering MTDC networks. During a DC side fault, after
the DC bus capacitor discharges there is no uncontrolled fault
current contribution from the converter, whilst reactive power
support can be provided to the AC network.
C. DC Circuit Breaker Capabilities
Whilst recently published DC circuit breaker topologies
have demonstrated a capability to inturrupt current of appro-
priate magnitude in the millisecond timescale [3], [5], their
implementation on a network is still to be fully evaluated.
Given the complexity of the proposed devices it is likely
that they will be of a considerable size and cost, and given
that the semiconductor switches within the breaker are highly
sensitive to overcurrent, capacity requirements must be care-
fully evaluated. It is also reasonable to assume that the size
and cost of each circuit breaker will be partly dependant on
the current breaking capability. Other technologies have been
implemented in applications such as load transfer switches
(e.g. resonant topologies), however these technologies are not
presently thought to be capable of operating in the very
short timescales required in proposed DC networks consisting
wholly of fault feeding converters.
IV. CIRCUIT BREAKER DUTY ON MULTI-TERMINAL
NETWORKS
The requirement for circuit breakers is dependent on the
network topology to be protected. Given that a point to point
link will no longer be able to transfer power if the link is
faulted, it is acceptable to isolate the fault using the AC
side circuit breakers, however when considering multi-terminal
meshed network configurations it becomes desirable to be able
to isolate individual lines without isolating the entire network.
Given the dependence of the CB cost and size on the current
interruption capabilities, mechanisms to reduce the breaker
duty may be of interest. The expected interruption capabilities
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Fig. 3: Fault current at the circuit breaker, showing comparison
of three terminal networks with a variety of converter topolo-
gies, where lines are 200 km from converter to converter, fault
100 km from converter C on line B-C
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Fig. 4: Fault current at the circuit breaker, showing comparison
of three terminal networks with a variety of converter topolo-
gies, where lines are 200 km from converter to converter, fault
0 km from converter C on line B-C
required of breakers on a variety of network configurations
have been evaluated in the following sections.
A. Three Terminal Meshed Networks
In order to determine the impact that converter topology
has on fault conditions on meshed networks, a three terminal
system has been simulated. A fault mid-way down the longest
line on a network of fault feeding converters might typically
be considered a less severe fault, however when considering
a network with one or more fault blocking converters a fault
at the terminal of the CB may be significantly less severe, if
an AAC is at that network node. Four network configurations,
Table II, have been simulated on the three terminal network
shown in Fig 2.
An example of the fault currents observed under differing
converter configuration is shown in Fig 3, in which a fault
condition 100 km along line A-C has been examined. It can
be seen that there is a 66% decrease in the peak fault current
at breaker CB in case two (in which an AAC is implemented
at terminal C). As this is mid-way along the line it might
normally be considered a less severe fault, so a full analysis
has been conducted on a variety of fault locations. Fig 4
shows the breaker currents observed from a fault at the breaker
terminal of line C-B, in which the current observed from a
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Fig. 5: Three terminal mixed converter network: peak breaker current profiles aggregated from all fault scenarios. Each profile
represents the current seen at a CB where; (I) MMC at local node, (II) AAC at local node, MMC one segment away, (III)
AAC at local node, AAC one segment away, MMC two segments away, (IV) AAC at each node.
wholly MMC network rises steeply and reaches 11 pu in 5 ms.
A fault case such as this is typically part of the justification
given for the requirement for fast hybrid CBs. Examining the
fault current observed in case one where one converter has
the ability to fault block, there is a 64% reduction in the fault
current observed after 5ms, and after 20ms the fault current
only rises to 7.47 pu. This is due to the additional impedance
of the lines and breaker inductors, limiting the rate of rise of
the fault current. In this case a slower CB topology might be
well suited at this location.
Due to line reflections the peak fault current is not always
observed from the closest fault to the breaker [15], therefore
a series of fault studies have been conducted in order to
determine an accurate peak breaker requirement. A fault case
has been simulated at each converter terminal and every 10 km
along each line, with the results being aggregated to form a
peak breaker current profile as a time variant maximum of
current for each breaker.
On the three terminal symmetrical network there are four
distinct circuit breaker profiles that have been observed,
depending on the placement of MMCs and AACs across
the network, as shown in Fig 5. The peak breaker current
profile is dependant on converter locations, line length, number
of adjacent lines and the breaker inductance. This profile
represents the time variant peak breaker current that could be
expected to occur at the given breaker location, and therefore is
a reasonable measure from which to determine circuit breaker
requirements.
a) Breaker profile I: The current profile observed is
shown when the converter at the adjacent node to the CB is an
MMC, and therefore the fault current in-feed is dominated by
the local converter. A CB in this position would be required to
operate in the 5 ms time scale to protect the adjacent converter,
given the high rate of rise of current.
b) Breaker profile II: This current profile occurs when
the converter at the adjacent node to the CB is an AAC,
which feeds no current into the fault from the AC side. The
fault current is therefore dominated by the nearest MMC, one
network segment away from the breaker. Given the larger
impedance of the line and the breaker inductors, the fault
current rises significantly slower than profile I. A CB in
this position would not be required to operate in the 5 ms
time scale, given that the peak breaker current observed only
reaches 7.28 pu in the first 20 ms following the fault, best
suiting a slower resonant CB topology.
c) Breaker profile III: The current profile shown occurs
when both the converter at the adjacent node to the breaker
and the converter one network segment away are AACs, and
the converter two network segments away is an MMC. In this
scenario the fault current is limited by additional impedance,
and therefore rises slowly. A CB in this position would also
not be required to break in the 5ms timescale; given that the
peak current observed in the first 20 ms proceeding the fault is
4.50 pu it would also be appropriate to implement a resonant
CB topology in this position.
d) Breaker profile IV: This current profile is observed
when every converter on the network is an AAC, therefore
after the discharge of the DC bus capacitors no current is fed
to the fault. A fast and/or high capacity circuit breaker in this
position is not required given that there is no fault current to
be broken, as the current can be controlled by the converters
across the network. A fast disconnector in this breaker position
would be sufficient to isolate a faulted line and allow the
remaining network to resume power transmission.
B. Five Terminal Meshed Networks
In order to examine a more representative example of a large
network, a five terminal network has been evaluated with a
variety of line lengths and converters, Fig 7, on the network
described in Table III. Fault studies have first been conducted
on a network consisting wholly of MMCs as a ’base case’, then
converters have been selected to be converted to an AAC, in
order to compare the fault response and breaker requirement
across the network and investigate the impact of a low level
of peneteration of fault blocking converters.
a) Converter comparison at node B: The peak breaker
current profiles for node B, Fig 6, show that there is a reduction
in the breaker current requirements at this node when an
AAC is implemented (black outline) rather than an MMC (red
outline) at the node. Average currents are reduced by 62% after
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Fig. 6: Summary of five terminal fault studies; Aggregated
peak fault current seen at the breaker where converter B is an
AAC (black outline) and an MMC (red outline)
5 ms, and 45% after 20 ms. The profile is similar across each
breaker at the node, indicating that the line length does not
have a significant impact on the breaker requirements, due to
the large CB inductors that dominate the fault current response.
Breakers in these positions would benefit from a less severe
constraint on the operating time and/or a reduction in the CB
inductor required.
b) Converter comparison at node E: Given that node E
has the least interconnection to other converters and has the
longest lines on the network, it is interesting to consider the
case to implement an AAC at this location. The peak breaker
current profiles, Fig 8, exhibit a significantly lower rate of
rise, and after 20 ms the current has only risen to a maximum
magnitude of 7.51 pu. It may be appropriate to implement
slower resonant syle CB topologies in these locations, given
that the breaker requirements are significantly less severe.
c) Converter comparison at node C: The impact of re-
placing the converter at node C has also been evaluated, Fig 9.
It can be seen that there is a reduction in the peak breaker
current profiles, leading to a reduction in the requirements
of a breaker at the locations around node C. It is likely that
implementing a fault current limiting converter here would
allow a significant reduction in the CB inductors. Although
an AAC at this location only has a minor impact on the
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Fig. 7: Five terminal network where single line diagram
represents bipolar breaker and cable arrangement
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Fig. 8: Summary of five terminal fault studies; Aggregated
peak fault current seen at the breaker where converter E is an
AAC (black outline) and an MMC (red outline)
prospective breaker requirements, it is likely to lead to a
reduction in current limiting inductance across 4 CBs. The
response here is dominated by the large in-feed provided to
the fault by the large amount of interconnection at this node.
V. CONCLUSION
Given that fast HVDC CBs and associated high energy air
cored inductors are expected to have significant volume, mass,
and ultimately cost, it is important to examine ways to optimise
their implementation across a network. By implementing a
variety of converter topologies across a network, it becomes
feasable to reduce the breaker duty in some locations and
opens up the possibility for less complex resonant CB topolo-
gies to be applied. This may in particular have a significant role
when considering volume restricted applications on offshore
platforms. It has been shown that implementing fault current
limiting converters at some or all of the nodes on a network
can sigificantly improve DC fault conditions and may lead to
a reduction in CB requirements.
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